

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 07/08/2003 10/614,970 5500-81600 8802 Mitchell Alsup 7590 01/24/2006 EXAMINER 53806 MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL (AMD) GEIB, BENJAMIN P P.O. BOX 398 AUSTIN, TX 78767-0398 ART UNIT PAPER NUMBER 2181

DATE MAILED: 01/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
		10/614,970	ALSUP ET AL.
	Office Action Summary	Examiner	Art Unit
		Benjamin P. Geib	2181
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).			
Status			1
1)⊠	Responsive to communication(s) filed on <u>08 Ju</u>	ly 2003 and 17 November 2003	<u>and 13</u> .
	This action is FINAL. 2b)⊠ This action is non-final.		
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is		
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.			
Dispositi	ion of Claims		
4)⊠	4) Claim(s) 1-41 is/are pending in the application.		
	4a) Of the above claim(s) is/are withdrawn from consideration.		
5)□	5) Claim(s) is/are allowed.		
6)⊠	6)⊠ Claim(s) <u>1-41</u> is/are rejected.		
·	Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/or election requirement.			
Application Papers			
9)[The specification is objected to by the Examine	r.	
10)⊠ The drawing(s) filed on <u>13 August 2004</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.			
Priority (under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:			
1. Certified copies of the priority documents have been received.			
2. Certified copies of the priority documents have been received in Application No			
3. Copies of the certified copies of the priority documents have been received in this National Stage			
application from the International Bureau (PCT Rule 17.2(a)).			
* See the attached detailed Office action for a list of the certified copies not received.			
Attachment(s)			
	ce of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da	
3) 🔯 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date 11/17/2003.		Patent Application (PTO-152)

Art Unit: 2181

DETAILED ACTION

1. Claims 1-41 have been examined.

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Application on 07/08/2003, Information Disclosure Statement on 11/17/2003, and Drawings on 08/13/2004.

Claim Objections

- 3. Claim 37 is objected to for being of a different statutory category than the claim from which it depends (claim 1). Claim 37 should be rewritten to be of the same statutory category as claim 1 or rewritten to depend from a claim of the same statutory category. Examiner notes that if claim 37 is written to be of the same statutory category as claim 1 and claim 9 is found allowable, claim 37 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof.
- 4. Claim 38 is objected to for being of a different statutory category than a claim from which it depends (claim 1). Claim 38 should be rewritten to be of the same statutory category as claim 1 or rewritten to depend from a claim of the same statutory category. Examiner notes that if claim 38 is written to be of the same statutory category as claim 1 and claim 11 is found allowable, claim 38 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the first paragraph of 35 U.S.C. 112:

Art Unit: 2181

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claim 10 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The claim states that a dispatch unit stores a microcode trace to a read only memory. However, It is unclear to the Examiner how this is possible since a read only memory by definition can only be read from and not stored to. Since the specification does not disclose how the dispatch unit can store to a read only memory, claim 10 is not enabled and the phrase "read only memory" will be interpreted as "memory" for the remainder of the examination.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 8. Claim 1, 15-17, 27-29, 39, and 41 are rejected under 35 U.S.C. 102(b) as being anticipated by <u>Tran</u>, U.S. Patent No. 5,864,689.
- 9. Referring to claim 1, <u>Tran</u> has taught a microprocessor, comprising:

Art Unit: 2181

a dispatch unit (microcode unit and instruction decode unit; Fig. 1, components 45 and 36) configured to dispatch operations (column 4, lines 29-41; column 6, lines 17-46);

a scheduler (reservation station) coupled to the dispatch unit and configured to schedule dispatched operations for execution (column 6, lines 51-63);

wherein in response to receiving a microcoded instruction, the dispatch unit is configured to dispatch to the scheduler a microcode subroutine call operation that includes a tag (target address) identifying a microcode subroutine associated with the microcoded instruction (column 8, line 55 – column 9, line 4).

- 10. Referring to claim 15, <u>Tran</u> has taught the microprocessor of claim 1, wherein a same opcode is used to specify the microcode subroutine call operation and a non-microcode subroutine call operation (column 4, lines 42-54).
- 11. Referring to claim 16, <u>Tran</u> has taught the microprocessor of claim 1, wherein the microcode subroutine includes a return operation, wherein the return operation pops a return address from the stack, wherein execution of the microcode subroutine call operation pushes the return address onto the stack *(column 4, lines 42-54)*.
- 12. Referring to claim 17, <u>Tran</u> has taught a computer system, comprising:
 A system memory (main memory; Fig. 16, component 16); and
 A microprocessor (microprocessor; Fig. 5, component 12) coupled to the system memory; wherein the microprocessor comprises:

Art Unit: 2181

a dispatch unit (microcode unit and instruction decode unit; Fig. 1, components 45 and 36) configured to dispatch operations (column 4, lines 29-41; column 6, lines 17-46);

a scheduler (reservation station) coupled to the dispatch unit and configured to schedule dispatched operations for execution (column 6, lines 51-63);

wherein in response to receiving a microcoded instruction, the dispatch unit is configured to dispatch to the scheduler a microcode subroutine call operation that includes a tag (*target address*) identifying a microcode subroutine associated with the microcoded instruction (*column 8*, line 55 – *column 9*, line 4).

- 13. Referring to claim 27, given the similarities between claim 15 and claim 27 the arguments as stated for the rejection of claim 15 also apply to claim 27.
- 14. Referring to claim 28, given the similarities between claim 16 and claim 28 the arguments as stated for the rejection of claim 16 also apply to claim 28.
- 15. Referring to claim 29, <u>Tran</u> has taught a method comprising: receiving a stream of instructions (column 6, lines 13-16);

detecting a microcoded instruction within the stream of instructions, wherein the microcoded instruction immediately precedes an other instruction in program order (column 4, lines 36-41);

in response to said detecting, dispatching a microcode subroutine call operation that identifies a microcode subroutine associated with the microcoded instruction (column 8, line 55 – column 9, line 4), wherein the microcode subroutine call operation

Art Unit: 2181

pushes an address of the other instruction onto a stack (x86 Call instruction - column 4, lines 42-54); and

executing a plurality of operations included in the microcode subroutine, wherein the plurality of operations include a return operation, and wherein execution of the return operation pops the address from the stack (x86 Return instruction - column 4, lines 42-54).

- 16. Referring to claim 39, given the similarities between claim 15 and claim 39 the arguments as stated for the rejection of claim 15 also apply to claim 39.
- 17. Referring to claim 41, <u>Tran</u> has taught a system comprising:

Means for receiving a stream of instructions, decoding each non-microcoded instruction within the stream of instruction into one or more operations, and dispatching each of the one or more operations (decode unit; column 6, lines 17-28);

Means for executing dispatched operations (execution unit; column 6, lines 32-43);

Wherein the means for receiving the stream of instructions are configured to detect a microcoded instruction within the stream of instruction and to responsively dispatch a microcode subroutine call operation that identifies a microcoded subroutine associated with microcoded instruction (column 8, line 55 – column 9, line 4);

Wherein the means for executing dispatched operations are configured to push an address onto a stack when executing the microcode subroutine call operation (x86 Call instruction), wherein the address identifies an operation generated by decoding a

Art Unit: 2181

non-microcoded instruction immediately subsequent to the microcoded instruction within the stream of instructions (column 4, lines 42-54).

- 18. Claim 40 is rejected under 35 U.S.C. 102(b) as being anticipated by <u>Carbine</u> et al., U.S. Patent No. 5,630,083 (Herein Referred to as <u>Carbine</u>).
- 19. Referring to claim 40, Carbine has taught a method comprising:

Dispatching one or more operations included in a first microcode subroutine and one or more operations included in a second microcode subroutine (executing a first and second generic microcode routine; column 12, lines 36-56), wherein said dispatching the one or more operations in the first microcode subroutine comprises performing register name replacements using replacement register names stored in a first alias table element (micro-alias register) and wherein said dispatching the one or more operation in the second microcode subroutine comprises performing register name replacements using replacement register names stored in a second alias table element (micro-alias register) (Each generic microcode routine has micro-alias registers that it uses to replace register names within the routine; column 12, lines 36-56);

Subsequent to said dispatching, detecting a branch misprediction within the first microcode subroutine (a mispredicted micro-branch; column 23, lines 12-35);

In response to said detecting, replacing register names within one or more other operations included in the first microcode subroutine with replacement register names stored in the first alias table element (micro-alias register) (When operation flow restarts

Art Unit: 2181

at the actual micro-branch target, the register names will be replaced with that stored in the micro-alias register; column 23, lines 12-35; column 12, lines 36-56; See Fig. 14, component 1430); and

Dispatching the one more other operations subsequent to said replacing (See Fig. 14, component 1440).

Claim Rejections - 35 USC § 103

- 20. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 21. Claims 2-6, 18-22, and 30-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tran</u> in view of <u>Carbine</u> et al., U.S. Patent No. 5,630,083 (Herein referred to as <u>Carbine</u>).
- 22. Referring to claim 2, <u>Tran</u> has taught the microprocessor of claim 1.

Tran has not explicitly taught that the dispatch unit is further configured to dispatch an operation that provides one or more register names for use as replacement register names within the microcode subroutine.

<u>Carbine</u> has taught a dispatch unit (MS unit; Fig. 5, component 534) that is configured to dispatch an operation (LOADUAR signal) that provides one or more register names for use as replacement register names within the microcode subroutine [Carbine; column 12, lines 24-67].

Art Unit: 2181

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the dispatch unit of <u>Tran</u> to dispatch an operation that provides one or more register names for use as replacement register names with the microcode subroutine as taught by <u>Carbine</u>.

The suggestion/motivation for doing so would have been that a generic microcode routine can be used by any number of other microcode programs (<u>Carbine</u>; column 12, lines 49-52).

Therefore, it would have been obvious to combine <u>Carbine</u> with <u>Tran</u> to obtain the invention as specified in claim 2.

- 23. Referring to claim 3, <u>Tran</u> and <u>Carbine</u> have taught the microprocessor of claim 2, wherein the dispatch unit is configured to allocate an alias table element (<u>Carbine</u>; micro-alias register; Fig. 5, component 562) to store the one or more register names in response to handling the operation (<u>Carbine</u>; column 12, lines 15-35).
- 24. Referring to claim 4, <u>Tran</u> and <u>Carbine</u> have taught the microprocessor of claim 2, wherein the dispatch unit is configured to maintain multiple allocated alias table elements (<u>Carbine</u>; micro-alias registers; Fig. 5, component 562) at a same time (<u>Carbine</u>; column 12, lines 15-35).
- 25. Referring to claim 5, <u>Tran</u> and <u>Carbine</u> have taught the microprocessor of claim 4, wherein each of the multiple allocated alias table elements (micro-alias registers) is associated with a respective microcode subroutine (<u>Carbine</u>; The generic microcode routine that uses that particular allocated micro-alias register; See column 12, lines 49-56), wherein the dispatch unit is configured to maintain each alias table element at least

Art Unit: 2181

until all branch operations within the respective microcode subroutine have resolved [Carbine; If a micro-branch (a branch in microcode) is mispredicted the dispatch unit updates/maintains the micro-alias registers so that execution can restart at the actual target of the micro-branch. Therefore, the dispatch unit maintains each micro-alias register until all branch operations within the respective microcode subroutine have resolved; See column 23, lines 12-35].

- 26. Referring to claim 6, <u>Tran</u> and <u>Carbine</u> have taught the microprocessor of claim 4, wherein in response to detection of a branch misprediction with a microcode subroutine, the dispatch unit is configured to perform replacements within one or more microcode operations included within the microcode subroutine according to the one or more register names stored within a respective alias table element and to dispatch the one more microcode operations subsequent to performing the replacements (<u>Carbine</u>; column 23, lines 12-35).
- 27. Referring to claim 18, given the similarities between claim 2 and claim 18 the arguments as stated for the rejection of claim 2 also apply to claim 18.
- 28. Referring to claim 19, given the similarities between claim 3 and claim 19 the arguments as stated for the rejection of claim 3 also apply to claim 19.
- 29. Referring to claim 20, given the similarities between claim 4 and claim 20 the arguments as stated for the rejection of claim 4 also apply to claim 20.
- 30. Referring to claim 21, given the similarities between claim 5 and claim 21 the arguments as stated for the rejection of claim 5 also apply to claim 21.

Art Unit: 2181

31. Referring to claim 22, given the similarities between claim 6 and claim 22 the arguments as stated for the rejection of claim 6 also apply to claim 22.

- 32. Referring to claim 30, given the similarities between claim 2 and claim 30 the arguments as stated for the rejection of claim 2 also apply to claim 30.
- 33. Referring to claim 31, given the similarities between claim 3 and claim 31 the arguments as stated for the rejection of claim 3 also apply to claim 31.
- 34. Referring to claim 32, given the similarities between claim 6 and claim 32 the arguments as stated for the rejection of claim 6 also apply to claim 32.
- 35. Referring to claim 33, given the similarities between claim 5 and claim 33 the arguments as stated for the rejection of claim 5 also apply to claim 33.
- 36. Referring to claim 34, given the similarities between claim 5 and claim 34 the arguments as stated for the rejection of claim 5 also apply to claim 34.
- 37. Claims 7-8, 23-24, and 35-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tran</u> and <u>Carbine</u> as applied to claim 2 above, and further in view of <u>Rotenberg</u> et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching" (Herein referred to as Rotenberg).
- 38. Referring to claim 7, <u>Tran</u> and <u>Carbine</u> have taught the microprocessor of claim 2 wherein the dynamic instruction stream includes a microcode subroutine call operation (<u>Tran</u>; column 8, line 55 column 9, line 4) and the one or more register names for use

Art Unit: 2181

as replacement register names (<u>Carbine</u>; part of the LOADUAR instruction - column 12, lines 24-67).

<u>Tran</u> and <u>Carbine</u> have not explicitly taught a trace cache coupled to the dispatch unit, wherein the trace cache includes a trace cache entry; wherein a trace stored in the trace cache entry includes instructions from the dynamic instruction stream.

Rotenberg has taught a trace cache coupled to the dispatch unit, wherein the trace cache includes a trace cache entry (Rotenberg; See Section 1.1 and Fig. 2).

Rotenberg has further taught that a trace stored in the trace cache entry includes instructions from the dynamic instruction stream (Rotenberg; See Section 1.1).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the system of <u>Tran</u> and <u>Carbine</u> to include a trace cache coupled to the dispatch unit, wherein the trace cache includes a trace cache entry; wherein a trace stored in the trace cache entry includes instructions from the dynamic instruction stream as taught by Rotenberg.

The suggestion/motivation for doing so would have been that the trace cache improves the performance of the microprocessor (*Rotenberg*; *See Abstract*).

Therefore, it would have been obvious to combine <u>Rotenberg</u> with <u>Tran</u> and <u>Carbine</u> to obtain the invention as specified in claim 7.

39. Referring to claim 8, <u>Tran</u>, <u>Carbine</u>, and <u>Rotenberg</u> have taught the microprocessor of claim 7, wherein in response to receiving the trace from the trace cache, the dispatch unit is configured to allocate an alias table (<u>Carbine</u>; micro-alias register; Fig. 5, component 562) to store the one or more register names (In response to

receiving the LOADUAR instruction, a micro-alias register is allocated - <u>Carbine</u>; column 12, lines 15-35).

- 40. Referring to claim 23, given the similarities between claim 7 and claim 23 the arguments as stated for the rejection of claim 7 also apply to claim 23.
- 41. Referring to claim 24, given the similarities between claim 8 and claim 24 the arguments as stated for the rejection of claim 8 also apply to claim 24.
- 42. Referring to claim 35, given the similarities between claim 7 and claim 35 the arguments as stated for the rejection of claim 7 also apply to claim 35.
- 43. Referring to claim 36, given the similarities between claim 8 and claim 36 the arguments as stated for the rejection of claim 8 also apply to claim 36.

- 44. Claims 9, 10, 25, and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tran in view of Kling, U.S. Patent Publication No. 2004/0049657.
- 45. Referring to claim 9, <u>Tran</u> has taught the microprocessor of claim 1.

<u>Tran</u> has not explicitly taught that the dispatch unit is configured to store the microcode subroutine in one or more microcode traces.

Kling has taught a dispatch unit (Kling; microcode unit; Fig. 2, component 46; paragraph 13) that is configured to store a microcode subroutine in one or more microcode traces (Kling; paragraph 32 on page 4).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the dispatch unit of <u>Tran</u> to be configured to store the microcode subroutine in one or more microcode traces as taught by <u>Kling</u>.

The suggestion/motivation for doing so would have been that the microcode traces enable more efficient processing of the instructions included in the trace upon subsequent invocations (*Kling*: paragraph 32 on page 4).

Therefore, it would have been obvious to combine <u>Kling</u> with <u>Tran</u> to obtain the invention as specified in claim 9.

- 46. Referring to claim 10, Tran and King have taught the microprocessor of claim 9, wherein the one or more microcode traces are stored within a memory (Kling; trace cache; paragraph 32 on page 4).
- 47. Referring to claim 25, given the similarities between claim 9 and claim 25 the arguments as stated for the rejection of claim 9 also apply to claim 25.
- 48. Referring to claim 37, given the similarities between claim 9 and claim 37 the arguments as stated for the rejection of claim 9 also apply to claim 37.
- 49. Claims 11-14, 26, and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Tran</u> and <u>Kling</u> as applied to claim 9 above, and further in view of <u>Harris</u>, U.S. Patent No. 6,260,138.

Art Unit: 2181

50. Referring to claim 11, <u>Tran</u> and <u>Kling</u> have taught the microprocessor of claim 9, wherein microcode operations are stored in one or more microcode traces (see claim 9).

<u>Tran</u> and <u>Kling</u> have not explicitly taught that each operation includes an associated liveness indication.

<u>Harris</u> has taught an instruction cache wherein each operation includes an associated liveness indication (<u>Harris</u>; priority tag; column 3, lines 28-31).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the trace of <u>Tran</u> and <u>Kling</u> to include an associated liveness indication (*priority tag*) with each operation as taught by <u>Harris</u>.

The suggestion/motivation for doing so would have been that priority tags provide "enhanced performance with respect to conventional predictive branching without the additional cost of duplicated hardware as required by multiway branching (<u>Harris</u>: column 10, lines 20-24).

Therefore, it would have been obvious to combine <u>Harris</u> with <u>Tran</u> and <u>Kling</u> to obtain the invention as specified in claim 11.

51. Referring to claim 12, <u>Tran</u>, <u>Kling</u>, and <u>Harris</u> have taught the microprocessor of claim 11, wherein the dispatch unit (<u>Harris</u>; dispatch unit; Fig. 8, component 26) is configured to determine whether each microcode operation stored in one of the one or more microcode traces is executable (*i.e.* on the predicted path) dependent on at least one of: a branch prediction and the associated liveness indication (priority tag) (<u>Harris</u>; column 5, lines 27-34);

Art Unit: 2181

wherein the dispatch unit is configured to signal whether each microcode operation stored in the one of the one or more microcode traces is executable when dispatching that microcode operation to the scheduler (<u>Harris</u>; execution buffer; Fig. 8, component 126) [Harris; The dispatch unit signals whether each operation is executable by sending the priority tag to the scheduler (execution buffer); column 9, lines 38-39];

wherein the scheduler (execution buffer) is configured to store an associated indication (priority tag) for each dispatched microcode operation indicating whether that dispatched microcode operation is executable (Harris; column 9, lines 38-46).

- Referring to claim 13, <u>Tran</u>, <u>Kling</u>, and <u>Harris</u> have taught the microprocessor of claim 12, wherein if the branch predication is incorrect, the scheduler is configured to update the associated indication for at least one dispatched microcode operation (<u>Harris</u>; column 8, lines 6-39).
- Referring to claim 14, <u>Tran</u>, <u>Kling</u>, and <u>Harris</u> have taught the microprocessor of claim 11, wherein the dispatch unit is configured to selectively dispatch microcode operations included in the one or more microcode traces dependent upon at least one of: the associated liveness indication (priority tag) and branch prediction (<u>Harris</u>: The dispatch unit selects instruction for dispatch from those having the highest priority (as indicated by the priority tag) to those having the lowest column 7, lines 44-51).
- 54. Referring to claim 26, given the similarities between claim 11 and claim 26 the arguments as stated for the rejection of claim 11 also apply to claim 26.

Art Unit: 2181

55. Referring to claim 38, given the similarities between claim 11 and claim 38 the arguments as stated for the rejection of claim 11 also apply to claim 38.

Conclusion

- The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.
- 57. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- Tran, U.S. Patent No. 6,012,125, teaches an instruction cache storing partial decoded instructions along with microcode routines.

Krick et al., U.S. Patent No. 6,170,038, teaches a system including a trace cache and a microcode unit.

Freeman, U.S. Patent No. 5,634,108, teaches a microcode cache unit.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is (571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

Art Unit: 2181

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on (571) 272-4147. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Benjamin P Geib Examiner Art Unit 2181

HENRY W. H. TSAL

PRIMARY EXAMINER